UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56347

Virtex-6 and 7 series - Summary of INIT_b behavior during SEU detection and correction using POST_CRC

Description

The table below shows a summary of INIT_b behavior during SEU detection and correction when using the different POST_CRC_ACTION attribute.

Solution

  Single Bit Error Two or more errors in different frames: Two or more errors in the same frame
POST_CRC_ACTION = HALT If bit error detected, set CRCERROR flag, drive INIT_B low, SEU detection stops.
POST_CRC_ACTION = CONTINUE If bit error detected, set CRCERROR flag, drive INIT_B low, SEU detection continues.
POST_CRC_ACTION = CorrectAndHalt If bit error detected, set CRCERROR flag, drive INIT_B low, SEU detection stops.
POST_CRC_ACTION = CorrectAndContinue If bit error detected;
  • Set FRAME ECCERROR
  • CRCERROR and INIT_B set during correction
  • INIT_B returns high after max 547 clock cycles
  • CRCERROR and INIT_B are set and remain set
AR# 56347
Date Created 06/12/2013
Last Updated 10/23/2015
Status Active
Type General Article
Devices
  • FPGA Device Families