UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56381

14.5 System Generator - PCore Protocol should be selectable in the bus creation GUI

Description

I have noticed that when I create a custom AXI Stream bus in System Generator (using EDK pcore export flow), the tools automatically adds this line in the MPD file.

PARAMETER C_AXI_STR_FFT_OUT_PROTOCOL = XIL_AXI_STREAM_ETH_DATA, DT = STRING, ASSIGNMENT = CONSTANT, BUS = AXI_STR_FFT_OUT, TYPE = NON_HDL

This appears restrictive and I believe a user should be allowed to select the C_*_PROTOCOL value in the System Generator bus creation GUI. Otherwise, this forces users to connect the bus ONLY to Ethernet AXIS ports in XPS GUI.

Solution

An enhancement has been added to the EDK export settings Bus interface dialog in System Generator 14.6.

A new column named Bus Protocol has been added to allow user to specify the AXIS bus protocol. This parameter is will be translated to the pcore MPD file.

A windows 64-bit patch exists for System Generator 14.5 to enable this enhancement. See (Xilinx Answer 56214)

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
56214 System Generator for DSP v14.5 - Patch Update for numerous known issues N/A N/A
AR# 56381
Date Created 06/13/2013
Last Updated 06/13/2013
Status Active
Type General Article
Tools
  • System Generator for DSP - 14.1
  • System Generator for DSP - 14.2
  • System Generator for DSP - 14.3
  • More
  • System Generator for DSP - 14.5
  • System Generator for DSP - 14.4
  • Less