We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56549

2013.2 Vivado - The +incdir+ option is not written in .do files created from Vivado for System Verilog files


The directories for `include files specified using "Verilog Include Files Search Paths" in "Simulation settings --> Verilog Options --> Verilog Include search paths" are not getting included in the .do file generated using the "launch_modelsim -scripts_only" for System Verilog source file.

launch_modelsim -scripts_only

Below is an example line from .do files generated using System Verilog file settings.

vlog -sv -work work "C:/test_proj/project_1/project_1.srcs/sources_1/new/test.v"

The line should read:

vlog -sv -work work "C:/test_proj/project_1/project_1.srcs/sources_1/new/test.v" +incdir+C:/test/my_include_dir

How can I get the correct .do file?


This issue occurs with System Verilog source files only. If Verilog source files are used, the .do file generated correctly contains the include directory specified in the simulation settings.

As a work around, the following can be used in the field "More VLOG options" of simulation settings window:

+incdir+ <directory_location>

This issue has been fixed in the Vivado 2013.3 tool where +incdir+ is included in the generated script.

AR# 56549
Date Created 06/24/2013
Last Updated 10/22/2013
Status Active
Type Known Issues
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Vivado Design Suite - 2013.2