UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5661

C1_5.17 CORE Generator IP MODULE LIBRARY UPDATE - Known problems with the ROM-Based Correlators, NCO, and Divider

Description

Keywords: CORE Generator, COREGen, core, library, correlator, NCO

Urgency: Standard

General Description:
This solution presents known problems with the ROM-Based Correlators, NCO, and
Divider that are bundled in the C1_5.17 COREGen Library Update.

Solution

V1.5.2 CORE Gerator
Correlator bit-masking function irregularities:
- Problems excluding MSBs;
- Use of 0's to mask out bits;
- Incorrect behavioral and back-annotated simulation model; please see (Xilinx Solution 5402).

V1.5 CORE Generator, FOUNDATION
- Bus Conflict errors during functional simulation of NCO modules (Xilinx Solution 5445)

Divider Module:
Limited to 24-bit data widths maximum for dividend, divisor, and remainder.
AR# 5661
Date Created 08/31/2007
Last Updated 02/15/2001
Status Archive
Type ??????