UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56617

System Generator - Example design "sysgenPolyphaseChannelizer.mdl" delivered with the IDE install does not use the latest IP cores available

Description

It can be seen that "sysgenPolyphaseChannelizer.mdl" does not use the latest versions of IP blocks available within System Generator 14.x.

Will this be updated in ISE System Generator or Vivado System Generator?

Solution

This will not be updated in ISE System Generator as there is no plan to remove the versions of IP blocks being used at this time, and as such the demo will remain valid. The IP can be updated if required by the user.

This example has already been removed from the Vivado System Generator examples.

AR# 56617
Date Created 06/27/2013
Last Updated 06/27/2013
Status Active
Type General Article
Tools
  • System Generator for DSP - 13.4
  • System Generator for DSP - 13.3
  • System Generator for DSP - 14.1
  • More
  • System Generator for DSP - 14.2
  • System Generator for DSP - 14.3
  • System Generator for DSP - 14.4
  • System Generator for DSP - 14.5
  • System Generator for DSP - 14.6
  • Less