UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56690

2013.3 IP Integrator - Example Kintex-7 AXI PCIe IPI design

Description

Attached to the end of this answer record is an AXI PCIe IP Integrator design and the steps needed to build this in Vivado Design Suite.

Solution

  • Unzip the files attached to this answer record to your local machine.
  • Launch Vivado 2013.2, or 2013.3
    • Select Create New Project
    • Select all the default settings in the New Project GUI
    • Select the Kintex-7 KC705 Evaluation Platform
    • Finish
  • Create Block Diagram
    • Navigate to AR56690 folder in the Tcl console
    • Run the command "source pcie_test_2013_2.tcl" for Vivado 2013.2
    • Run the command "source pcie_test_2013_3.tcl" for Vivado 2013.3
  • In Sources, right click on Design Sources and Add Sources
    • Select Add or Create Design Sources
    • Select Add Files...
    • Navigate to the AR56690 folder and select the pcie_system_wrapper.v
    • Finish
  • In Sources, right-click on Design Sources and Add Sources
    • Select Add or Create Design Constraints
    • Select Add Files...
    • Navigate to the AR56690 folder and select the pcie_top.xdc
    • Finish

Attachments

Associated Attachments

Name File Size File Type
AR56690.zip 28 KB ZIP
AR# 56690
Date Created 07/04/2013
Last Updated 11/06/2013
Status Active
Type General Article
Devices
  • Kintex-7
Tools
  • Vivado Design Suite - 2013.3
  • Vivado Design Suite - 2013.2
IP
  • AXI PCI Express (PCIe)