We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56691

14.5 PlanAhead, Partial Reconfiguration - Active RM is selected but not implemented


The load_reconfig_modules TCL command is not working in the PlanAhead 14.5 tool. This means that changing the active RM in the Partial Reconfiguration (PR) flow will not reload the required module for implementation.


This issue has been seen on Windows OS only. The issue was introduced in the PlanAhead 14.5 tool and has been fixed in PlanAhead 14.6.

To work around the problem in PlanAhead 14.5, set the following Tcl parameter:

set_param edifin.cacheNgc2Edif 0

This issue is related to the caching of netlists on Windows, and this parameter can be set in the init.tcl file so that it gets set every time the PlanAhead tool is launched.

AR# 56691
Date Created 07/04/2013
Last Updated 10/09/2013
Status Active
Type Known Issues
  • FPGA Device Families
  • ISE Design Suite - 14.5