UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
When running behavioral simulation for an IP in Vivado, the following error occurs. What is the problem?
Error: [VRFC 10-950] instantiating <xxx> from unknown module <blk_mem_gen_0> [tb.v 156]
This error occurs because the simulation model file for this IP is not added to the design sources.
When generating an IP, the "Simulation" option in the "Generation" tab in the IP Project Settings needs to be checked for the simulation model files to be generated. Otherwise there are no files available for simulation.
Answer Number | Answer Title | Version Found | Version Resolved |
---|---|---|---|
58881 | Xilinx Simulation Solution Center - Design Assistant - Language Support | N/A | N/A |
58884 | Xilinx Simulation Solution Center - Design Assistant - IP Simulation | N/A | N/A |
AR# 56700 | |
---|---|
Date | 04/02/2015 |
Status | Active |
Type | General Article |
Tools |
|