UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56787

Zynq-7000 AP SoC - What is the state of MIO pins when holding PS_POR_B to 0?

Description

What is the state of MIO pins when holding PS_POR_B to 0?

For example, if programming flash with an external device?

Solution

On Power-on-Reset (POR) the registers slcr.MIO_PIN_xx go back to the reset value of {TRI_ENABLE} = 1.

Some pins may have pullups, see the specific slcr.MIO_PIN_xx register for reset defaults.
AR# 56787
Date Created 07/16/2013
Last Updated 09/24/2014
Status Active
Type General Article
Devices
  • Zynq-7000