UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56803

Example Design on IBERT Core is not getting implemented successfully

Description

If I attempt to implement an IBERT core example design, the following message appears and the refclk signals are not routed:

Net: refclk0_i is not completely routed
Net: refclk1_i is not completely routed

Solution

To resolve this issue, add the assignments below in the top file (i.e., example_ibert_7series_gth_0.v/vhd).

assign gtrefclk0_i[1] = refclk0_i[0];
assign gtrefclk1_i[1] = 1'b0;

 

Also, modify the LOC constraints of the IBUFDS_GTE2 primitive to the appropriate locations in the XDC file.

A CR has already been filed to address this issue.

AR# 56803
Date Created 07/17/2013
Last Updated 07/18/2013
Status Active
Type Known Issues
Devices
  • Virtex-7
  • Virtex-7Q
Tools
  • Vivado Design Suite - 2013.1
  • Vivado Design Suite - 2013.2