UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56825

MIG Virtex-6 DDR3 - Only one ODT signal used in dual rank configuration

Description

When a dual rank memory is targeted, MIG generates two ODT outputs for the core.  However, only odt[0] is driven; odt[1] is tied low.  Why is this? 

Solution

Since the two ranks are physically very close on the memory, only one ODT signal is necessary for proper termination.

AR# 56825
Date Created 07/19/2013
Last Updated 08/06/2013
Status Active
Type General Article
Devices
  • Virtex-7
  • Kintex-7
  • Artix-7
  • Zynq-7000
IP
  • MIG 7 Series