We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56891

Design Advisory Master Answer Record for the 7 Series FPGA Integrated Block Wrapper for PCI Express


Design Advisory Answer Records are created for issues that are important to designs currently in progress and are selected to be included in the Xilinx Alert Notification System.


Design Advisories:

(01/21/2013) - (Xilinx Answer 53740) - Design Advisory for 7 Series Xilinx PCI Express Cores - No Clock Output on TXOUTCLK at Cold Temperature

To update your Xilinx Alert Notification Preferences, please go to: http://www.xilinx.com/support/myalerts

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34536 Xilinx Solution Center for PCI Express N/A N/A
AR# 56891
Date Created 07/26/2013
Last Updated 07/26/2013
Status Active
Type Design Advisory
  • Virtex-7 FPGA Gen3 Integrated Block for PCI Express (PCIe)
  • 7 Series Integrated Block for PCI Express (PCIe)