UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56900

7 Series Serial Transceiver Power Settings Update

Description

Additional power savings can be made by utilizing all of the 7 series serial transceiver  power down capabilities.   

Solution

A design can power down the CPLL or QPLL for a given Quad if it is not being used.  Likewise, unused RX channels and TX channels can be powered down.  

If a lane does not use the CPL set:
CPLLPD(1) =1   
If the quad doesn't use the QPLL set:
QPLLPD(1) = 1
If a TX lane is not used set :
TXPD=1
TXPIPPMPD=1
TXPHDLYPD=1
TXDIFFPD=1
TXPISOPD=1
TXPDELECIDLEMODE=1
If an RX lane is not used set:
RXPD=1
RXPHDLYPD=1

The 7 series Transceiver wizard 2.7 and above will utilize these modes.

Notes:
1.  This port does not exist in the Artix GTP

AR# 56900
Date Created 07/26/2013
Last Updated 09/03/2013
Status Active
Type General Article
Devices
  • FPGA Device Families