UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56927

Can BUFR drive the PLL input in Virtex-5 FPGA?

Description

Can BUFR drive the PLL input in Virtex-5 FPGA?

Solution

The BUFR cannot drive the PLL input in a Virtex-5 FPGA. The PLL input in a Virtex-5 FPGA can only be driven by an IOB, BUFG, BUFGCTRL or DCM.

AR# 56927
Date Created 07/30/2013
Last Updated 07/30/2013
Status Active
Type General Article
Devices
  • Virtex-5