UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56989

LogiCORE IP AXI Video Direct Memory Access v6.0 - "FAILURE : Behavioral models do not support built-in FIFO configurations"

Description

I am attempting to run a behavioral simulation using the AXI VDMA v6.0 in Vivado, but the following error occurs:

FAILURE : Behavioral models do not support built-in FIFO configurations. Please use post-synthesis or post-implement simulation in Vivado.

Post-synthesis simulation is much slower and has less visibility into the design hierarchy. 

Is there a better solution?

Solution

Another possible work-around is to execute the following tcl command:

set_property -dict [list CONFIG.Component_Name {axi_vdma_0 } CONFIG.c_enable_debug_all {1}] [get_ips axi_vdma_0]

This command should be applied in the tcl console while customizing the VDMA. 

After applying this property, you need to re-generate the output products for the core.

This command replaces the BUILT_IN FIFOs with block RAM FIFOs which have behavioral simulation support.

Notes:

1) This work-around is recommended for simulation-only because there would be a resource penalty associated with using the block RAM FIFOs for implementation.

2) The built-in FIFOs are only used by the core when it is configured for asynchronous mode.

Linked Answer Records

Master Answer Records

AR# 56989
Date Created 08/05/2013
Last Updated 08/19/2014
Status Active
Type General Article
IP
  • Video DMA
  • AXI Video Direct Memory Access
  • AXI Video DMA
  • AXI Video DMA