UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57011

Vivado compile_simlib - ERROR: [Vivado 12-2180] No simulator specified for compilation ...

Description

In the Vivado GUI, I select Tools -> Options, and point to the ModelSim install path in the 3rd Party tools field.
 
However, when running compile_simlib in the Vivado Tcl console I get the following error:
 
compile_simlib
compile_simlib tcltask - begin ...
Reading the configuration file - 'C:\Xilinx\Vivado\2013.2\data/parts/xilinx/compxlib/compxlib_defaults.acd' ...
Reading the compile_simlib configuration file - 'compile_simlib.cfg' ...
 
ERROR: [Vivado 12-2180] No simulator specified for compilation ...
Generating the compile_simlib configuration file - '.compile_simlib.cfg' ...
compile_simlib tcltask - end ... (1)
ERROR: [Common 17-39] 'compile_simlib' failed due to earlier errors.

Solution

The above error message states that the simulator to use for compiling the libraries has not been specified.

To compile simulation libraries for ModelSim, you need to specify a valid simulator value using the -simulator switch with the compile_simlib command. 

compile_simlib -simulator modelsim

You can run compile_simlib -help in the Tcl console to learn more about its usage.

 

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
63904 Xilinx Simulation Solution Center - Design Assistant - Simulation Libraries - compile_simlib N/A N/A
AR# 57011
Date Created 08/06/2013
Last Updated 04/15/2015
Status Active
Type General Article
Devices
  • FPGA Device Families
Tools
  • Vivado Design Suite