UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57025

PLBv46_PCIe v4.07 - The BSB design with PLBv46_PCIe v4.07 in XPS 14.6 does not work out of box

Description

I created a BSB design with PLBv46_PCIe in 14.6 XPS for my SP605 board. It does not work and I am not able to read/write in PCITree and do memTest.

Solution

To solve the issue, do the following:

1, Make v4.07 plbv46_pcie core local.

2, Make the following changes:

In the plbv46_pci_32.vhd file:

   signal sig_trn_tdst_dsc_n: std_logic : = '1' ;

In the plbv46_pcie_pkg.vhd file:

   constant C_BCR_INIT  : integer:= 0;

Revision History:

08/09/2013 - Initial Release

AR# 57025
Date Created 08/07/2013
Last Updated 08/07/2013
Status Active
Type General Article
Devices
  • Virtex-6
  • Spartan-6
Tools
  • EDK - 14.6
IP
  • PLBv46 PCI Express ( PCIe )