We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57047

Planahead 14.6 - Cannot open "Program FPGA" in SDK when a Zynq PlanAhead-xps project contains an axi_bram_ctrl IP


A Planahead project is created with an XPS project added as a submodule that includes the AXI_BRAM_CTRL IP.

This is then exported to SDK with the "Include Bitstream" option.

However, the FPGA cannot now be programmed from SDK.

How can this issue be resolved?


This issue only arises when the "Include Bitstream" option is ticked in the "Export Hardware for SDK" screen in PlanAhead.

To work around this, generate the bitstream but do not select the "Include Bitstream" box in the "Export Hardware for SDK" screen in PlanAhead.


To Program the FPGA from SDK, Navigate to the .BIT and .BMM files from the impl_1 folder in the .runs directory in the PlanAhead Project directory as shown below:



AR# 57047
Date 08/07/2014
Status Active
Type General Article
  • FPGA Device Families
  • PlanAhead - 14.6
Page Bookmarked