UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57119

LogiCORE IP FIR Compiler v7.1 - Why does the FIR Compiler (v6.x and later) use more resources in System Generator for DSP than the FIR Compiler v5.0?

Description

Why does the FIR Compiler (v6.x and later) use more resources in System Generator for DSP than the FIR Compiler v5.0?

Solution

This is because the reset scheme, which is needed to make sure that the output is always predicatable, uses more resources.

If this is removed, then the user will experience data mismatches. Therefore, this feature is mandatory in System Generator for DSP.

AR# 57119
Date Created 08/14/2013
Last Updated 09/17/2013
Status Active
Type General Article
Tools
  • System Generator for DSP
IP
  • FIR Compiler