UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57148

MIG 7 Series QDRII+ - Latch inference on init_rd_cmd_d_reg[0]

Description

Version Found: v2.0
Version Resolved: See (Xilinx Answer 54025)

All MIG QDRII+ 7 Series v2.0 designs infer a latch for signal init_rd_cmd_d_reg[0] inside phy_write_init_sm.v.

Solution

This should not affect hardware results as the timing for this path should have sufficient margin. However, the attached latch_timing_force_check.tcl script can be run on your design to check if timing is an issue. If so, the attached patch (AR57148.zip) can be applied to resolve the latch inference.

NOTE: Instructions for applying the patch for Vivado can be found in the readme.txt file which are located in the patch ZIP.

Revision History
08/16/2013 - Initial release

Attachments

Associated Attachments

Name File Size File Type
latch_timing_force_check.tcl 333 Bytes TCL
AR57148.zip 17 KB ZIP

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 57148
Date Created 08/16/2013
Last Updated 09/26/2013
Status Active
Type Known Issues
Devices
  • Virtex-7
  • Kintex-7
IP
  • MIG 7 Series