We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57166

LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.4 - Updates to 7 series reset logic


The Ethernet 1000BASE-X PCS/PMA or SGMII has updated reset logic in v11.5 and later of the core. 


1) In transceiver.v/vhd, RXBUFRESET input has been grounded to avoid possible conficts in the RXBUFRESET being issued while GTRXRESET is still being completed.

2) The MMCM reset input was changed to hold the MMCM in reset until the CPLL has locked.

3) (Xilinx Answer 52135) 500 ns delay needed for GTTXRESET and GTRXRESET.

4) Additionally, in v12.0, v11.5 and v11.4, mmcm_locked was not connected to GT tx_startup_fsm and rx_startup_fsm. This has been corrected in v13.0 and later of the core. For a work-around see, (Xilinx Answer 55360).

AR# 57166
Date Created 08/19/2013
Last Updated 08/20/2013
Status Active
Type General Article
  • Ethernet 1000BASE-X PCS/PMA or SGMII