UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57221

MIG 7 Series DDR3 RDIMM - Non-ideal setting for RC3/4/5 for DRAM loads of 8 or more

Description

Version Found: v2.0
Version Resolved: See (Xilinx Answer 54025)

MIG 7 Series DDR3 RDIMM designs have non-ideal settings for RC3/4/5 for DRAM loads of 8 or more. In some cases, this can cause ZQ calibration to fail and never enter write leveling.

Solution

By default, RC3/4/5 are set for "Light Drive (4 or 5 DRAM Loads)" shown below:

  // RC3 timing control word. Setting the data to 0000
  localparam REG_RC3 = 8'b00000011;

  // RC4 timing control work. Setting the data to 0000    localparam REG_RC4 = 8'b00000100;

  // RC5 timing control work. Setting the data to 0000 
  localparam REG_RC5 = 8'b00000101;   

This is the correct setting for RDIMM's with 4 or 5 loads, but for Single Rank and Dual Rank DIMMs with 8 or more loads the drive strength should be increased.

To work around the issue, the following RTL changes can be made inside mig_7series_v2_0_ddr_phy_init.v:

  // RC3 timing control word. Setting the data to 0000
  localparam REG_RC3 = 8'b00010011;

  // RC4 timing control work. Setting the data to 0000    localparam REG_RC4 = 8'b00010100;

  // RC5 timing control work. Setting the data to 0000    localparam REG_RC5 = 8'b00010101;   

Revision History
08/28/2013 - Initial release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 57221
Date Created 08/23/2013
Last Updated 11/14/2013
Status Active
Type Known Issues
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
IP
  • MIG 7 Series