UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57250

Serial Rapid IO GEN2 - Attribute Default Values

Description

The ports below are not configurable from the GUI, what are the default values?


  1. Port n Error and Status CSR Bit 29 (Idle Sequence) and Bit 30 (Idle Sequence 2 Enable)
  2. Port n Control CSR bits 29-27 (Initialized Port Width), bits 26-24 (Port Width Override), bit 23 (Port Disable), bit 22 (Port enable), bit 21 (Input Port Enable), bit 20 (Error Checking Disable), bit 17 (Enumeration Boundary).
  3. Lane n Status 0 CSR bit 3 ( Status 1 CSR Implemented)
  4. Buffer Control CSR bit 15 ( Force RX Flow Control)

Solution

Default Values:

Port n Control CSR

  •     bits 26-24 (Port Width Override)     : 0
  •     bit 23 (Port Disable)                      : 0
  •     bit 22 (Port enable)                       : 1
  •     bit 21 (Input Port Enable)              : 1
  •     bit 20 (Error Checking Disable)      : 0
  •     bit 17 (Enumeration Boundary)      : 0


Buffer Control CSR

  •     bit 15 (Force RX Flow Control)       : 1 if RX flow control is selected in GUI otherwise 0



AR# 57250
Date Created 08/26/2013
Last Updated 11/20/2014
Status Active
Type General Article
IP
  • Serial RapidIO