UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57265

2013.2 AXI Interconnect - [Common 17-55] 'get_property' expects at least one object. [axi_clock_converter_0_clocks.xdc":18]

Description

When using an AXI Interconnect or AXI clock converter, the following Critical Warnings occur:

[Common 17-55] 'get_property' expects at least one object. [axi_clock_converter_0_clocks.xdc":18]
[Designutils 20-964] Command failed: can't read "min_clk": no such variable. [axi_clock_converter_0_clocks.xdc":19]

How do I resolve these?

Solution

These warnings occur when a clock constraint has not been created for which the clock_converter block can generate its cross-clock constraints relative to. To fix the issue, be sure to add a create_clock constraint for all input clocks to the AXI Interconnect or clock converter.

AR# 57265
Date Created 08/27/2013
Last Updated 08/27/2013
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2013.2
IP
  • AXI Interconnect