UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57266

LogiCORE IP Video Scaler v7.01.a - Why can I not connect up the s_axis_video_aresetn and m_axis_video_aresetn signals from the XPS GUI?

Description

Why can I not connect up the s_axis_video_aresetn and m_axis_video_aresetn signals from the XPS GUI?

Solution

This is because the "s_axis_video_aresetn" and "m_axis_video_aresetn" signals are associated with their respective busses and the adjacent cores do not have these signals.

XPS shows these signals as unconnected, but they will be tied high by default if they are not connected.

If you need to connect them, you can do so by modifying the MHS file. 

The following 2 lines are an example:
 

  • PORT s_axis_video_aresetn = m_axis_video_aresetn_input
  • PORT m_axis_video_aresetn = m_axis_video_aresetn_input

Note:  The recommendation is to connect the signals to a reset that is synchronous to each of the respective clock domains.


For a detailed list of LogiCORE IP Video Scaler Release Notes and Known Issues, see (Xilinx Answer 31958).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
31958 LogiCORE IP Video Scaler - Release Notes and Known Issues N/A N/A
AR# 57266
Date Created 08/27/2013
Last Updated 08/19/2014
Status Active
Type General Article
IP
  • Video Scaler