UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57332

Vivado Timing - How can I change the timing constraint in the design and check the timing report without rerunning Implementation?

Description

After Implementation, how can I change the timing constraint and then check the timing result without rerunning Implementation?

Solution

Below are two solutions:

1. In the Implemented Design, set the new timing constraints in the Tcl console and then run report_timing or report_timing_summary

2. Create a Tcl script with the new timing constraints in it and set it in the tcl.post option of route_design in Implement Settings. 


This will run cause report_timing or report_timing_summary to run after Implementation completes.

AR# 57332
Date Created 09/01/2013
Last Updated 01/07/2015
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2013.2
  • Vivado Design Suite - 2013.3
  • Vivado Design Suite - 2013.4
  • More
  • Vivado Design Suite - 2014.1
  • Vivado Design Suite - 2014.3
  • Vivado Design Suite - 2014.4
  • Less