We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57333

2013.2 Vivado IP Flow - IP Integrator design "write_bd_tcl" generated "set_property" list for processing_system does not set all properties when sourced in new project


When creating an IPI design there is an issue when write_bd_tcl generated set_property list for processing_system does not set all properties. If the generated Tcl script is sourced in new project, some of the MIO settings are missing in the new project.


The Processing_system IP is not correctly using the Tcl constrains for the MIO.

To work around this issue for 2013.2, import an XML file generated from XPS.

This issue has been fixed in Vivado Design Suite 2013.3.

AR# 57333
Date Created 09/02/2013
Last Updated 10/07/2013
Status Active
Type Known Issues
  • SoC
  • FPGA Device Families
  • Vivado Design Suite - 2013.2