UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57344

MIG Spartan-6 MCB - UG388 missing information on the EDK clock "ui_clk"

Description

When using the EDK MIG Spartan-6 MCB core, there is a clock called "ui_clk".  However, there is no information on the "ui_clk" in UG388 Spartan-6 FPGA Memory Controller.  What is the purpose of this clock?

Solution

The "ui_clk is the same as the "mcb_drp_clk" and includes the same requirements that are documented for "mcb_drp_clk" within UG388.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
50642 MIG Virtex-6 and Spartan-6 v3.92 - Release Notes and Known Issues for ISE Design Suite 14.3 N/A N/A
AR# 57344
Date Created 09/03/2013
Last Updated 09/03/2013
Status Active
Type Known Issues
Devices
  • Spartan-6
IP
  • MIG Virtex-6 and Spartan-6