We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57538

Aurora 8B10B - Virtex-6 - CDR settings for synchronous operation


For Virtex-6 GTX, the Aurora 8B10B core enables the second order loop for the CDR (PMA_RX_CFG) to support asynchronous clocking setup between the link partners.

In a synchronous clocking setup, the default CDR settings for the Aurora core can result in unstable reset behavior of the core, especially when a cable plug-out --> plug-in operation is performed.

This answer record provides the required settings for enabling first or second order loop in CDR.


The default CDR settings for Aurora are set to support a +/- 200ppm difference between channel partners.

If the channel partners are synchronous or have a difference < +/-200ppm in the design, a different value for the CDR setting (PMA_RX_CFG) needs to be used to enable only the first order loop.

Below are the settings for PMA_RX_CFG:

Synchronous clocking: 0x05CE008 - first order loop enabled.

Asynchronous clocking: 0x05CE049 - second order loop enabled.

Revision history:

5/30/2014 - Initial Release

AR# 57538
Date 01/08/2015
Status Active
Type General Article
  • Virtex-6
  • Aurora 8B/10B
Page Bookmarked