We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57553

XADC Wizard v3.0 - Release Notes and Known Issues for the XADC Wizard


These Release Notes are for the XADC Wizard v3.0, released in Vivado 2013.3 tools, and contain the following information:

  • General Information
  • New Features
  • Bug Fixes
  • Known Issues
  • Device Support


General Information

The XADC Wizard v3.0 supports the 7 series and Zynq devices. You can use the Wizard to customize the I/O Ports usage, the User Alarms and Thresholds, and the Channel Sequencer.

New Features in v3.0

  • Added check to disable invalid Vauxp/Vauxn pairs for x*7z010clg225 Zynq device
  • Added option in GUI to provide relative path for simulation file, no functional change
  • Added a summary tab in the GUI, no functional change
  • Added support for Cadence IES and Synopsys VCS simulators
  • Added the option to disable 1 of the 2 XADCs to save power
  • Defined Vp/Vn and Vauxp/Vauxn as bus interfaces, no functional change
  • Updated AXI4 Streaming FIFO depth from [1:1017] to [7:1020]
  • Enhanced support for IP Integrator

Bug Fixes in in v3.0

  • Reduced warnings in synthesis and simulation
  • Fixed the XADC FIFO generation when buffer depth is set to 1.

Known Issues v3.0

There are currently no known issues with v3.0.

AR# 57553
Date Created 09/24/2013
Last Updated 09/27/2013
Status Active
Type Release Notes
  • Vivado Design Suite - 2013.2