UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57554

SelectIO Wizard v5.1 - Release Notes and Known Issues

Description

This Release Note is for the SelectIO Wizard v5.1 released in the Vivado 2013.3 tools which contain the following information:

  • General Information
  • New Features
  • Bug Fixes
  • Known Issues

Solution

General Information

The SelectIO Wizard v5.1 supports the 7 series FPGAs. The Wizard is used to simplify the integration of the SelectIO technology in designs.

New Features in v5.1

  • Optional port clock_enable, existing IP instances are unchanged
  • GUI option to configure clock type (Single ended or differential) and I/O standard for forwarded clock port
  • GUI tool tips
  • Support for Cadence IES and Synopsys VCS simulators
  • Support for IP Integrator

Bug Fixes in v5.1

  • Reduced warnings in synthesis and simulation

Known Issues in v5.1

There are no known issues in this revision of the Wizard.

AR# 57554
Date Created 09/24/2013
Last Updated 09/27/2013
Status Active
Type Release Notes
Tools
  • Vivado Design Suite - 2013.2
IP
  • IO Interfaces