UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57740

Artix-7 FPGA GTP Wizard v2.6 in ISE 14.6 - VHDL wrapper has RX termination set incorrectly for PCIe

Description

The correct RX termination use mode for PCIe is "Use Mode 3" in 7 Series FPGAs GTP Transceiver User Guide UG482 which requires the following settings:

RXLPM_INCM_CFG = 1'b1

RXLPM_IPCM_CFG = 1'b0

Solution

The 7 series FPGAs Transceivers Wizard v2.6 generated in ISE Design Suite 14.6 incorrectly sets RXLPM_INCM_CFG to 1'b0 in the VHDL wrapper and this should be changed to 1'b1 (it is set correctly when using Verilog).

Also, please note that the Wizard v2.6 in Vivado Design Suite 2013.2 sets it correctly in VHDL.

Note: The above issue is only seen in the wrapper generated by the 7 series FPGAs Transceiver Wizard.

The value is correct in the wrapper generated with the 7 series Integrated Block for PCI Express core, hence no modification is required.

AR# 57740
Date Created 09/30/2013
Last Updated 09/03/2014
Status Active
Type General Article
Devices
  • Artix-7
Tools
  • ISE Design Suite - 14.6
IP
  • 7 Series FPGAs Transceivers Wizard