UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5791

FPGA Express 3.2 - Verilog pre-processor available to allow 'ifdef, 'else, and 'endif

Description

Keywords: Verilog, FPGA Express, 'ifdef, 'else, 'endif, pre-processor

Urgency: Standard

General Description:
FPGA Express 3.2 now has a Verilog Pre-processor that allows the use of the following directives:

'ifdef
'else
'endif
`define macros with and without arguments

This pre-processor is not enabled automatically, so users will have to set a switch to turn it on.
It is not turned on by default because when it is on, it will ignore the //synopsys translate_off
compiler directive.

Solution

To enable this feature, select Synthesis -> Options and set the proper option.

In standalone FPGA Express, check the box next to:
"Enable Verilog Pre-processor"

In the Foundation Project Manager, select "Enable" under the option:
"Verilog 'ifdef support"

In Foundation ISE, right-click on 'Synthesize' and select properties.
Click on the box next to 'Enable Verilog Preprocessor'.

In the fe_shell, open your project and set the environment variable:

fe_shell>open_project my_project.exp
fe_shell>set proj_enable_vpp yes
AR# 5791
Date Created 03/03/1999
Last Updated 08/11/2003
Status Archive
Type General Article