UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57927

LogiCORE 3GPP Mixed Mode Turbo Decoder v2.0 (Rev. 2) - Why does the core output incorrect data with Cadence IES 12.20.016?

Description

Why does the core output incorrect data when simulating with Cadence IES 12.20.016?

Solution

This is a known issue when simulating the 3GPP Mixed Mode Turbo Decoder v2.0 core with Cadence IES 12.20.016.

You can work around this by using another simulation tool, such as the Vivado Simulator.

Linked Answer Records

Master Answer Records

AR# 57927
Date Created 10/11/2013
Last Updated 10/28/2013
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2013.3
IP
  • 3GPP Mixed Mode Turbo Decoder