We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57989

Vivado IP simulation - encrypted VHDL source cannot be read by VCS


Some IPs in Vivado deliver encrypted VHDL sources, which cause failures in VCS simulation.

Is there any Xilinx documentation that states the limitation?



Xilinx has encrypted our IP with the IEEE P1735 V1 public keys.
From (UG896) v2013.2, Pg15:

Note: Synopsys VCS does not currently support IEEE P1735 encrypted VHDL files.
Many Xilinx IP deliver VHDL source.
For these IP you will need to generate a functional netlist.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
58891 Xilinx Simulation Solution Center - Design Assistant - Third Party Simulators - Synopsys VCS​/VCS-MX N/A N/A
AR# 57989
Date Created 10/16/2013
Last Updated 01/20/2015
Status Active
Type General Article
  • Vivado Design Suite