UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Generated netlist names coming from VHDL signals of type record have changed between 2013.2 and 2013.3. They used to be called something like signal_reg_a[1] and now are referred to as signal_reg[a][1] where "a" is one of the fields of the record.
Is there a reason for this change?
AR# 58022 | |
---|---|
Date | 10/22/2013 |
Status | Active |
Type | Known Issues |
Tools |
|