UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58040

ISE Design Suite 14.7 - Going to production with IP in ISE Design Suite 14.7 that are not marked 'Production'

Description

Some IP for 7 series and Zynq are marked as 'Pre-Production' in ISE Design Suite 14.7. You will find guidance below for how to proceed with your design using these cores marked Pre-Production.

Solution

The following table includes all IP Cores in ISE Design Suite 14.7, both XPS and CORE Generator, that are not Production status. Guidance is given for each core when considering using that IP in a production design.

There are two basic recommendations noted in the table:

  • Move to Vivado - The Pre-Production version of this IP core available in ISE Design Suite 14.7 should not be used for a production design. To use that IP core in a production design, you must convert to Vivado 2013.3 or later tool version.
  • Use as Production - Although this IP core in ISE Design Suite 14.7 is marked as Pre-Production, it can be used in a production design as if it were marked Production.
IP Core Core
Location
Device That Core is 'Pre-Production' Status Recommendation
Zynq Artix-7 Kintex-7 Virtex-7
AXI Chip to Chip Bridge







XPS
 
 
 
 
 
 
 
 
 
X X Use as Production
AXI Ethernet Embedded IP X
X
Move to Vivado -
see (Xilinx Answer 57897)
Block RAM (BRAM)
X
X Use as Production
ICON (ChipScope Pro - Integrated Controller) X Use as Production
ChipScope PLBv46 X X X X Use as Production
Clock Generator
X
X Use as Production
Differential Signaling IO Buffer
X
X X X Use as Production
PLBv46 to AXI Bridge
X
X Use as Production
Processor Local Bus (PLB) 4.6 X X X X Use as Production
Test Pattern Generator
X
X Use as Production
gmii to sgmii / 1000basex conversion
X
Move to Vivado (gig_ethernet_pcs_pma_v13_0)
3-bit initiator/target for PCI










Coregen
 
X Use as Production
64-bit initiato/target for PCI X Use as Production
Aurora 64B66B X X Move to Vivado
Aurora 8B10B X X X Move to Vivado for GTP/GTH -
see (Xilinx Answer 58079)
Use as Production for GTX
AXI ChipScope Monitor X X X X Use as Production
CPRI X X X X Move to Vivado
ICON (ChipScope Pro - Integrated Controller) X X Use as Production
ILA (ChipScope Pro - Integrated Logic Analyzer) X X Use as Production
Interleaver/De-interleaver X X Use as Production
RXAUI X X Use as Production
XAUI X X Use as Production
VIO (ChipScope Pro - Virtual Input/Output) X X Use as Production
ATC2 (ChipScope Pro - Agilent Trace Core 2) X X Use as Production
IBERT 7 Series GTP
X Use as Production
MIG 7 Series X Use as Production
IBERT 7 Series GTH X Use as Production

*NOTE: The blank cells in the table can be ignored for the Pre-Production discussion covered here. For those combinations, follow the standard guidelines and IP status markings.

Some IP cores, even when they are listed as Production status, still have known issues that must be considered. Please see the Known Issues Answer Record for each IP core to address any items with potential impact to a design.
The IP Life Cycle Definitions page can be referenced for the official Production and Pre-Production definitions.

 

Linked Answer Records

Child Answer Records

Answer Number Answer Title Version Found Version Resolved
58079 LogiCORE IP Aurora 8B10B v10.0 - Recommended Procedure to Target Aurora 8B10B to Zynq 7015 Device N/A N/A
AR# 58040
Date Created 10/18/2013
Last Updated 11/07/2013
Status Active
Type General Article
Devices
  • FPGA Device Families
Tools
  • ISE Design Suite - 14.7