We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58043

Soft Error Mitigation Controller – Setup time violation if using SEM v4.0 rev 2 IP with error injection shim set to chipscope


If SEM v4.0 rev 2 is configured with injection enabled and injection shim = chipscope, and a ChipScope core is generated for inclusion in the SEM example design, then a setup time violation may be seen when implementing the design in the Vivado 2013.3 tool.

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.


Instead of using ChipScope, use the Vivado Lab Tools IP. Refer to (Xilinx Answer 54460) for instructions to adopt the Vivado Lab Tools IP.

AR# 58043
Date Created 10/20/2013
Last Updated 10/23/2013
Status Active
Type General Article
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Vivado Design Suite - 2013.3
  • Soft Error Mitigation