UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58057

MIG 7 Series - IES and VCS Simulator Support

Description

MIG 7 Series v2.0 Rev1 IP now supports IES and VCS simulations for Verilog designs only and simulations must be run stand-alone outside of the Vivado tool.

Solution

The scripts attached at the end of this answer record are targeted for the MIG 7 Series IP example design generated by running "Open IP Example Design" in the Vivado GUI. Any simulations of the User Design or custom designs will require the user to create their own scripts for simulations.

Steps for running the simulations scripts can be located in the readme.txt file inside the AR58057.zip attachment.
Note: QDRII+ memory models are required for simulations and must be obtained directly from the memory vendor.

For LPDDR2 simulations, the following error message will occur using VCS:

Error-[SE] Syntax error
Following verilog source has syntax error :
"../../user_design/rtl/controller/mig_7series_v2_0_arb_select.v", 402 token is '*)'
always@(/*AS*/*)

To remove this error message, the above line 'always @(/*AS*/*)' should be replaced with 'always @(*)' in the file mig_7series_v2_0_arb_select.v.

Revision History
10/25/2013 - Initial release

Attachments

Associated Attachments

Name File Size File Type
AR58057.zip 26 KB ZIP

Linked Answer Records

Master Answer Records

AR# 58057
Date Created 10/21/2013
Last Updated 11/22/2013
Status Active
Type General Article
Devices
  • Virtex-7
  • Artix-7
  • Kintex-7
IP
  • MIG 7 Series