UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58087

7 Series FPGAs Transceiver Wizard v2.6 - Release Notes and Known Issues

Description

This answer record contains the Release Notes and Known Issues for the 7 series FPGAs Transceiver Wizard v2.6, released with the ISE 14.6 and Vivado 2013.2 design tools.

Solution

Release Notes

  * Version 2.6 
  * New Protocol Templates added for GTH - Interlaken
  * Updated Port and Attribute Settings to support GTX, GTH and GTP Production Silicon
  * Increased line rate support for GTZ Transceivers
  * Support for Asymmetrical data widths on TX and RX (core generation and implementation only, not supported in simulation)

Known Issues and Limitations

  • For GTH and GTP, the Wizard generates settings compatible for Production Silicon. Hardware validation of these settings is work in progress.
  • The Wizard generates Verilog wrappers for GTZ. VHDL is not supported.
  • For GTZ designs, the Wizard supports line rates and reference clocks shown in the GUI. No other values are tested or validated in hardware.
  • It is recommended that the Beachfront module generated for GTZ designs should NOT be modified by the user. Any edits made by the user might lead to unexpected results.
  • Support for Asymmetrical data widths on TX and RX (core generation and implementation only, not supported in simulation).
  • Please note that Vivado flow should be used for implementation of all SSIT devices.
  • Please note that the protocol templates provided by the Wizard are not characterized on hardware.
AR# 58087
Date Created 10/22/2013
Last Updated 10/29/2013
Status Active
Type Release Notes
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
  • More
  • Virtex-7 HT
  • Zynq-7000
  • Less
Tools
  • Vivado Design Suite - 2013.2