We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58103

Vivado Hardware Tools - Clock Selection Enhancement


Designs that include Vivado ILA cores and multiple available clocks will select the XSDB Master clock automatically. This behavior does not allow for users to account for clocks that may be stopped by the design. The MIG IP core in the 2013.3 version of Vivado can encounter this issue when paired with debug cores.


Manual selection of the XSDB Master clock will be possible in a future revision of the tools.
AR# 58103
Date Created 10/23/2013
Last Updated 10/31/2013
Status Active
Type General Article
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Vivado Design Suite - 2013.3