UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58195

MIG 7 Series QDRII+ - Cypress memory models give erroneous data set up and hold violations with any simulator

Description

Version Found: v2.0 Rev1
Version Resolved: See (Xilinx Answer 54025)

Cypress memory models give erroneous simulation results with VCS and Vivado Simulator. 

The following warning messages can be seen:

WARNING - "/proj/ipmig/trivedi/XSIM_QDR_ISSUE/XSIM_QDRII_CALIB_FAIL/SN2269_v7qdriiplus_native_245MHz_xsim_18bit_x2/coregen/project_1/example_project/mig_7series_v2_0_example/mig_7series_v2_0_example.srcs/sources_1/ip/mig_7series_v2_0/mig_7series_v2_0/example_design/sim/CY7C2562XV18.v" Line 1059: Timing violation in scope sim_tb_top.COMP_INST[0].QDR2PLUS_MEM at time 100000 ps $setuphold<hold> (A:100000 ps, K_n:100000 ps, 275000 ps)
WARNING - "/proj/ipmig/trivedi/XSIM_QDR_ISSUE/XSIM_QDRII_CALIB_FAIL/SN2269_v7qdriiplus_native_245MHz_xsim_18bit_x2/coregen/project_1/example_project/mig_7series_v2_0_example/mig_7series_v2_0_example.srcs/sources_1/ip/mig_7series_v2_0/mig_7series_v2_0/example_design/sim/CY7C2562XV18.v" Line 1049: Timing violation in scope sim_tb_top.COMP_INST[0].QDR2PLUS_MEM at time 100000 ps $setuphold<hold> (BW0_n:100000 ps, K_n:100000 ps, 275000 ps)
WARNING - "/proj/ipmig/trivedi/XSIM_QDR_ISSUE/XSIM_QDRII_CALIB_FAIL/SN2269_v7qdriiplus_native_245MHz_xsim_18bit_x2/coregen/project_1/example_project/mig_7series_v2_0_example/mig_7series_v2_0_example.srcs/sources_1/ip/mig_7series_v2_0/mig_7series_v2_0/example_design/sim/CY7C2562XV18.v" Line 1050: Timing violation in scope.

NOTICE : 020 : Address bus corruption on K_n 0
NOTICE : 020 : BWS0 problem on K_n 0
NOTICE : 020 : BWS1 problem on K_n 0
NOTICE : 013 : D problem on K
NOTICE : 014 : D problem on K_n
qdr_phy_top.v: phy_ctl_ready asserted 1400930000
TEST FAILED: INITIALIZATION DID NOT COMPLETE

Solution

Data hold and set up violations can be seen from the model during compilation.

This is due to K clock movement in calibration.

This is an issue with the Cypress QDRII+ memory model and not with VCS or Vivado Simulator.

The errors do not affect calibration results and can be safely ignored.


AR# 58195
Date Created 10/30/2013
Last Updated 10/15/2014
Status Active
Type Known Issues
Devices
  • Kintex-7
  • Artix-7
  • Virtex-7
IP
  • MIG 7 Series