We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58208

2013.2 Vivado IP Flows - WARNING: [IP_Flow 19-2162] IP 'my_ip_core' is locked. Locked reason: User override


When running Synthesis in Vivado 2013.2, the following warning is received.

WARNING: [IP_Flow 19-2162] IP 'my_ip_core' is locked. Locked reason: User override.

However, by checking the IS_LOCKED property of the xci file I can see that this IP is actually not locked.

report_property [get_files my_ip_core.xci]
Property                 Type     Read-only  Visible  Value
IS_LOCKED               bool     false      false    0

What is the cause of this problem? 

What does "User override" mean?


This warning occurs because the Synthesis tool temporarily sets the IS_LOCKED property of all source files to true during the Synthesis process so that no tools overwrite any sources. 

"User override" means that the IS_LOCKED property is set to true by user. 

This is a benign message and does not indicate or cause any issue.

In 2013.3, this message is changed from Warning to INFO and the Locked reason is changed in the message as below.

INFO: [IP_Flow 19-2162] IP 'ddc_4ch_1tx_wcdma' is locked. Locked reason: Property 'IS_LOCKED' is set to true by the system or user.

In 2013.2 and older versions, you can safely ignore this Warning.

AR# 58208
Date 12/15/2014
Status Archive
Type General Article
  • Vivado Design Suite - 2013.2
Page Bookmarked