We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5828

M1.5i SP2 XC4000XV Timing - PAR doe not route optimally due to speed file problems.


General Description:

A path between adjacent tiles is routed up to a quad instead of

directly over to the adjacent tile. This was found to be due to

a problem in the XC4000XV speed files.


A fix for this timing problem is included in 1.5i Service Pack 2.

For more information see:

(Xilinx Solution #5923)

AR# 5828
Date Created 08/31/2007
Last Updated 01/18/2010
Status Archive
Type General Article