UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58348

2013.3 Vivado - Power optimization incorrectly removes active signal on ENARDEN pin of RAMB36E1 and grounds the pin

Description

A case has been seen where power optimization incorrectly removes active signal on ENARDEN pin of RAMB36E1 and grounds the pin.

Solution

This problem has been fixed for 2013.4.

Meanwhile, you can work around this issue by applying a dont_touch parameter to all affected RAMB36E1a.

Another option is to disable power optimization with the parameter:

set_param logicopt.enablePowerLopt 0
AR# 58348
Date Created 11/11/2013
Last Updated 11/26/2013
Status Active
Type General Article
Devices
  • Kintex-7
Tools
  • Vivado Design Suite - 2013.3