We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58437

Vivado - UltraScale Transceivers Wizard [Route 35-54] unrouted nets


When using the UltraScale FPGAs Transceivers Wizard example design, the following message is found for certain configurations:

[Route 35-54] Net: example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/rxrecclkout_out[4] is not completely routed.

What can I do to resolve this?


This is a known issue with the UltraScale FPGAs Transceivers Wizard.

In this design, it has been specified that two OBUFDS_GTE3 primitives are to be used in the same GTH/Y common site.

However, Vivado 2013.4 cannot place two OBUFDS_GTE3 primitives into the same COMMON site.

This has been fixed in the Vivado 2014.1 release.

In earlier versions, only one OBUFDS_GTE3 can be used per COMMON site.
AR# 58437
Date Created 11/18/2013
Last Updated 05/22/2015
Status Active
Type General Article
  • Vivado Design Suite