We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58461

Ten Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) v3.0 rev1 and earlier - Update to 7 Series GTX Transceiver Port RXDFEXYDEN


By default, the Ten Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) core uses DFE mode.

For DFE mode, it is recommended to update RXDFEXYDEN to '1'. This change enhances performance for medium and long reach applications with channel losses of 15 dB or higher at the Nyquist frequency.

For more information on this change, see Design Advisory for 7 Series FPGA GTX Transceiver - RXDFEXYDEN Port Update in DFE Mode (Xilinx Answer 58244).


In <core_name>_gtwizard_10gbaser_GT.v/vhd, the RXDFEXYDEN port should be changed from '0' to '1'.

This has been updated in the Vivado 2013.3 and later versions of the IP cores.

Revision History
11/22/2013 - Initial release

Linked Answer Records

Master Answer Records

AR# 58461
Date Created 11/19/2013
Last Updated 11/22/2013
Status Active
Type General Article
  • Ten Gigabit Ethernet PCS/PMA