UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58575

7 series - What is the state of the CCLK pin when PROG_B and INIT_B are 0?

Description

What is the state of the CCLK pin when PROG_B and INIT_B are low?  Is it 3-stated?

Solution

Yes, for master configuration modes for 7 series devices, the CCLK pin is 3-stated with a weak pull-up when PROG_B and INIT_B are 0.  
AR# 58575
Date Created 11/27/2013
Last Updated 03/26/2015
Status Active
Type General Article
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7