UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58579

LogiCORE FIR Compiler v5.0 - Why do I see a glitch on the output after a coefficient reload, when using the DA FIR implementation?

Description

Why do I see a glitch on the output after a coefficient reload, when using the DA FIR implementation?

Solution

This is a known issue that can happen under particular timing scenarios.

The following options are available to work around this issue:
  •  Tolerate the glitch as the core will recover.
  •  Ensure that the FILTER_SEL value is different to the COEF_FILTER_SEL value during and immediately following a reload.
  •  Do not select ND
  •  If ND is used, ensure that the core is run at its maximum input rate during reload or de-assert ND during reload.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
29138 LogiCORE IP Finite Impulse Response Compiler (FIR Compiler) - Release Notes and Known Issues N/A N/A
AR# 58579
Date Created 11/27/2013
Last Updated 03/02/2015
Status Active
Type General Article
IP
  • FIR Compiler