We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58609

Does Vivado support the concept of virtual pins or virtual IO?


Virtual I/O are inputs and outputs that are defined in the design, but should not be implemented in hardware.

This feature is useful for simulation or generic designs that need to cover multiple configurations.

Does Vivado Design Suite support this concept?


No, currently this is a roadmap item.

There are 2 possible workarounds:

  • Use "synthesis translate_off/on" pragma on the top level ports that need to be made virtual.

  • Alternatively, When inputs need to be selectively tied high or low, use TCL commands to remove the ports and connect them to ground or vcc.

The attached example script can be used to accomplish this.


Associated Attachments

Name File Size File Type
make_virtual_pins.tcl 1 KB TCL
AR# 58609
Date Created 12/02/2013
Last Updated 05/27/2014
Status Active
Type General Article
  • Vivado Design Suite